Analog Engineer - Agoura Hills, CA #20847

  • Agoura Hills, United States

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead or Principal Analog/Mixed-Signal Design Engineer to join our Bufferchip Design team in Agoura Hills, California. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. 

 

As a Lead or Principal Analog/Mixed-Signal Design Engineer, the candidate will be reporting to the Director, Engineering and is a Full-Time position. Successful applicant will have highly visible role in product definition/design across Rambus sites. 

  

Location: Agoura Hills, CA

Responsibilities

  • Ownership of Analog/Mixed designs at chip and/or block level 
  • Define optimal architectures to achieve competitive product specifications 
  • Design, simulate and characterize high-performance and high-speed circuits (e.g. Transmitter, Receiver, ADC, DAC, LDO, PLL, DLL, PI circuits). 
  • Create high level model for design tradeoff analysis and behavior model for verification simulations 
  • Create floorplan and work with layout team to demonstrate post extraction performance 
  • Document analysis and simulation to show that design achieves critical electrical, timing parameters and pre-silicon verification flow 
  • Work with the Lab/System team for test plan, silicon bring up and characterization 
  • Understand and disseminate applicable standards and its relevance in a given project to the team 
  • Mentor junior designers 

 

Qualifications

  • MS EE and 7+ years or PhD EE and 5+ years’ experience of CMOS analog/mixed-signal circuit design. Position may be tailored appropriately with different level of experience. 
  • Prior experience in at least one of the following circuits: Transmitter, Receiver (with CTLE, DFE), PLL, DLL, PI, clock distribution 
  • Good knowledge of design principles for practical design tradeoffs 
  • Fundamental knowledge of basic building blocks like bias, op-amp and LDO 
  • Experience in designing memory interfaces such as DDR 4/5 or serial links such as PCIE is highly desirable 
  • Prior design experience in FinFET process and digitally assisted design is desirable 
  • Experience in modeling with matlab, Verilog-A, verilog is desirable 
  • Experience working in leading R&D and future technology development projects is desirable 
  • The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams 
      

About Rambus 

With 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future. 

 
Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program and gym membership. 

 
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics. 

 
Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may let us know in the application. 

 
For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/

 

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

Design Verification Engineer (UVM) #20740

2022-20740 Canada Home Office Canada, Canada Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Design Verification Engineer (UVM) to join our interface IP team in Toronto. Candidates will be joining some of the brightest inventors and engineers in the world to...

Principal Analog/Mixed-Signal Design Engineer - 20745

2022-20745 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Analog/Mixed-Signal Design Engineer (PE Analog Engineering) to join our Bufferchip Design team in San Jose, California. Candidates will be joining some of ...

Principal Analog Designer, Toronto Canada - #20768

2022-20768 Toronto Canada Toronto, Canada Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Analog Designer to join our Interface IP team in Toronto. Candidates will be joining some of the brightest inventors and engineers in the world to develop ...

Lead Analog Design Engineering - 20746

2022-20746 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead Analog Design Engineer to join our Bufferchip Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in t...

ASIC Verification Engineer (Security) - Rotterdam, Netherlands (NL) #20741

2022-20741 Rotterdam Netherlands Rotterdam, Netherlands Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire a talented, exceptional ASIC Verification Engineer (Security) to join our Rambus Security Division (RSD) in Rotterdam. Candidates will be joining some of the brightest inventors an...

PE CAD Engineering

2022-20853 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Analog/Mixed-signal CAD Engineer to join our Buffer Chip Engineerging team in San Jose. Candidates will be joining some of the brightest inventors and engi...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you