PE Logic Design

  • 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Logic Design Engineer to join our Memory Interface Chips Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. 

 

As a Principal Logic Design Engineer, the candidate will be reporting to the Director of Design Engineering and is a Full-Time position. Successful applicant will have highly visible role in product definition/design across Rambus sites and take ownership of defining micro-architecture and execute digital design for products.  

 

Location: San Jose, CA (Headquarters) 

Responsibilities

  • Technical lead for digital designs 
  • Define chip/block specification/micro-architecture for robust, high-speed, power efficient products 
  • Implement RTL design in System Verilog/Verilog 
  • Perform CDC analysis, top level integration, lint, DFT, synthesis, timing analysis and timing closure 
  • Work with the Analog/mixed-signal team for calibration algorithms, behavioral modeling and simulation coverage  
  • Work with verification team on planning and execution, simulation, debugging block and system level simulations, and formal verification 
  • Document analysis to show that design achieves critical performance parameters 
  • Work with the Lab/System team for test plan, silicon bring up, debug and characterization 
  • Work in a dynamic and interdisciplinary R&D group contributing to flow and methodology development   
  • Interact with technical leaders of the company and senior staff in engineering, marketing, and corporate development to help ensure successful development of high value technologies and products  
  • Mentor junior designers 

Qualifications

  • MS EE and 7+ years or PhD EE and 5+ years’ experience of digital/ASIC/IC circuit design 
  • Significant Experience with RTL coding in System Verilog, Verilog or VHDL 
  • Significant Experience with standard ASIC design flow/software tools (synthesis, simulation, equivalence checking, static timing analysis, DFT) 
  • Strong knowledge of scripting, Linux/Unix environment 
  • Design for verification experience or understanding (assertion-based design strategies, code coverage, functional coverage, test plans etc.) would be an asset 
  • Experience in creating innovative, robust and power efficient solutions 
  • Experience working in Analog/Mixed-signal products is highly desired 
  • Experience in designing memory interfaces such as DDR4/5 or serial links such as PCIE/USB/SATA/Display Port is desirable 
  • The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams 
      

About Rambus 

With 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future. 

 
Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program and gym membership. 

 
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics. 

 
Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may let us know in the application. 

 
For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/

 

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

SMTS Verification Engineering

2022-20799 SOFIA. Taipei Bulgaria. Taiwan 55, Todor Kableshkov, Boulevard, Entrance A & G, Floor 8, #15, 16, 21 and 22, Manastirski Livadi, SOFIA, Bulgaria, 1618. 17F/B, No. 167, Taipei, Taiwan, 105 Engineering
Dedicated to making data faster and safer, Rambus creates innovative hardware, software and services that drive technology advancements from the data center to the mobile edge. Our architecture licenses, IP cores, chips, software, and services spa...

Director Sales

2022-21058 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Sales
Rambus, a premier chip, and silicon IP provider, is seeking to hire an exceptional Sales Director to join our Interface IP Sales team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the world to...

SMTS Analog Engineering

2022-21067 Bangalore India Bangalore, India Engineering
At Rambus, we are turning incredible possibilities into everyday reality by helping to deliver the innovations that greatly impact the world we live in. We create leading-edge semiconductor and IP products, spanning memory and interfaces to securi...

SMTS Test Engineer

2022-20897 Seoul. Taipei South Korea. Taiwan 55 Seocho-daero 77-gil, Seoul, South Korea, 06236. 17F/B, No. 167, Taipei, Taiwan, 105 Engineering
This Test Mfg Engineer (based in Taiwan) will join a dynamic and multi-disciplinary team which will ensure product reliability and gross margins meet expectation for products in our memory and interface division. This engineer will be responsible ...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you