Lead MTS Layout Design

  • Bangalore, India

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead MTS Layout Design to join our MIC Layout team in Bangalore. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

 

As Lead MTS Layout Design, the candidate will be reporting to Layout Manager and is a Full-Time position. The MIC BU Layout team is a high-performance team gets involved in the complete development cycle starting with requirements, die area estimate, chip level floorplan, power, package discussions, execution of block level layouts, integration, physical verification, Database Transfer, e-Job review, and post-silicon support to multiple mixed signal designs which cater to market and revenue driven memory interface chips at Rambus Technologies.

 

Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office-based roles. We encourage employees to spend an average of at least three days per week working onsite, allowing for two days of remote work

Responsibilities

  • Should lead a team of 6 to 8 members and will be responsible for execution of the assigned project/program.
  • Responsible for providing technical guidance to the team and coordinating with project functional groups (Design, PNR, CAD, Foundry etc.) for layout deliverables.
  • Should have strong collaboration with Analog Designers across the globe to solve challenging problems.
  • Working on layout design of owned blocks with Cadence Virtuoso XL.
  • Working on block and top-level/sub-hierarchy level layout verification with Calibre.
  • Extensive Top/Chip level layout experience
  • Familiarity with various Tape out procedures, Physical verification for tape out (LVS, DRC, Density, Extraction, EM).
  • Expertise in standard layout practices such as Layout matching, parasitic, noise & noise isolation, supply consideration, latch up, shielding, Well’s substrates and Isolation.
  • Strong fundamental knowledge in semiconductor device physics, cross-section, and construction
  • Strong fundamental knowledge in layout principles, IC reliability, and failure mechanisms

Qualifications

  • B.Tech/BE with 10 to 14 years of relevant layout experience.
  • Should have experience in doing layouts for process nodes from 40nm, 28nm, 22nm, FINFET nodes (16nm, 12nm, 7nm).
  • Should have exposure to chip level floor plan, power grid, good understanding of EM/IR at chip level.
  • Sound knowledge of pad placements, ESD/Latchup requirements.
  • Sound knowledge of device matching, double pattering and other layout dependent effects. Knowledge of scripting on SKILL, PERL is an added advantage.
  • Familiarity with package selection procedures and design checks.
  • Good team player with self-motivation and excellent communication skills.

 

About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

 

Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits.

 

Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard.


Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

 

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

 

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

 

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

Director Verification Engineering

2024-21310 Shanghai. Atlanta Georgia China. United States 1/F, Building 10, No. 696 Weihai Road, Shanghai, China, 000001. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Lead and ma...

Sr Analog IC Design Engineer

2024-21262 Agoura Hills United States Agoura Hills, United States Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Sr Analog IC Design Engineer to join our Bufferchip Design team in Agoura Hills, California. Candidates will be joining some of the brightest inventors and engineers...

Principal Verification Engineer-DDR Exp

2023-21117 San Jose California United States Work from Home Location, San Jose, California, United States, 95134. 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Verification Engineer to join our Memory Interconnect Design team in San Jose, California. Candidates will be joining some of the brightest inventors and e...

Principal Digital IC Engineer

2024-21371 Agoura Hills United States Agoura Hills, United States Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Digital Design Engineer to join our Memory Interface Chips team in Agoura Hills, California. Candidates will be joining some of the brightest inventors and...

Analog IC Design Engineer - Bufferchip

2024-21426 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an Analog IC Design Engineer to join our Bufferchip Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the world to de...

SMTS CAD Engineering

2023-21171 Bangalore India Bangalore, India Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional SMTS CAD Engineer to join our Corporate Ops CAD team in Bangalore, India. Candidates will be joining some of the brightest inventors and engineers in the world to de...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you