Lead MTS CAD Engineering

  • Bangalore, India

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead MTS CAD Engineer to join our Corporate Ops CAD team in Bangalore, India. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

 

As a Lead MTS CAD Engineer, the candidate will be reporting to the Sr. Manager CAD and is a Full-Time position. In this role the candidate will be working and driving VLSI CAD flow/methodology development and support for world-wide product design team working on advanced nodes such as 22nm, 12nm, 7nm, 6nm etc. The CAD team under IC Corporate Ops is spread globally across India and US. This team acts as central CAD team to support EDA/EDA-Infra, flows/methodologies, automation for world-wide design teams working on cutting edge product chips designs for memory interconnect.

 

Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office-based roles. We encourage employees to spend an average of at least three days per week working onsite, allowing for two days of remote work.

Responsibilities

  • Define and implement specific Analog Design flows and methodology such as – Schematic/Layout design environment, Simulation, LVS, DRC, PEX and EMIR
  • Responsible for PDK setup, customization, flows development and setup
  • Define and implement automation for EDA tools/flow and methodologies using Perl, Python, C-Shell and TCL
  • Maintain design infrastructure/collaterals from foundry such as pcell library, standard cell library, GPIO, rule decks, techfiles and rule decks
  • Work with Analog/PD design team to debug tool/flow issues and provide support for issue resolution
  • Work with and support EDA infrastructure team for EDA tools, license feature, LSF and version control system
  • EDA tool evaluation for new feature and flow development for productivity enhancement

Qualifications

  • Good understanding of Analog designing flow and methodology is a must
  • Good understanding of Synthesis and PNR flow from RTL-to-GDS and STA is a big plus
  • Good hands-on experience in handling Cadence OA, GDS, CDL, Spice, SPF, RTL, Verilog, LEF, DEF, .LIB, SDF and SDC
  • Good understanding of Physical Verification LVS, DRC, Simulation, PEX and EMIR
  • Good understanding of EDA tools and use model: Virtuoso, Spectre, Hspice, Calibre, StarRC, Totem, Voltus, NanoTime, XA
  • Good hands-on experience on automation and scripting skills – PERL, TCL, C-Shell, Python, Makefile scripts etc.
  • Good knowledge on design data management aspects using Methodics/Perforce/SVN etc.

 

 

About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

 

Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits.

 

Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard.


Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

 

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

 

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

 

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

SPE Logic Design

2025-21468 Hillsboro Oregon United States 1100 NE Compton Drive, AmberGlen, Hillsboro, Oregon, United States, 97006 Engineering
Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Lead Logic Design Engineer to join our Memory & MIPI Controller Group (MCG) team in Hillsboro, OR. In this role, you will be working wit...

SPE Test Engineering

2024-21435 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Test Engineer to join our Test Engineering organization team in San Jose, CA. Candidates will be joining some of the brightest inventors and engineers in the world t...

PE Analog Engineering

2025-21518 Shanghai. Chapel Hill North Carolina China. United States 1/F, Building 10, No. 696 Weihai Road, Shanghai, China, 000001. 1512 East Franklin St., Suite 200, Chapel Hill, North Carolina, United States, 27514 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

Sr Dir Verification Engineering

2024-21310 Shanghai China 1/F, Building 10, No. 696 Weihai Road, Shanghai, China, 000001 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Lead and ma...

LMTS PMIC Validation and Application Engineer

2025-21521 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead MTS Application and Validation Engineering to join our Memory Interface team in San Jose California. Candidates will be joining some of the brightest i...

SMTS Analog/Mixed-Signal Design

2025-21528 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional SMTS Analog/Mixed-Signal Design Engineer to join our Bufferchip Design team in San Jose, California. Candidates will be joining some of the brightest inventors and e...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you