PE DFT

  • Bangalore, India

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional PE to join our DFT MIC BU team in Bengaluru. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

 

As an PE, the candidate will be reporting to DFT Manager and is in a Full-time position. The MIC BU DFT team is a high-performance team which delivers key DFT solutions to multiple mixed signal designs which cater to market and revenue driven memory interface chips at Rambus Technologies.

Responsibilities

The major duties and responsibilities of the position are as follows.

  • Strong understanding of DFT concepts.
  • Strong hands-on experience in scan and ATPG for different fault models
      • Developing constraints for scan insertion and test mode timing closure.
      • Improving scan and fault coverage and pattern reduction techniques.
  • Running zero delay and timing simulations and debugging is a must.
  • Experience in mixed signal cosimulations is a plus.
  • Strong hands-on Experience using industry standard EDA Tools
    • Experience with logic simulators from one or more EDA vendors
    • Experience on Mentor Tessent tools and Cadence simulation tools
    • Experience with RTL lint tools like Synopsys Spyglass
  • Experience in post silicon validation, ATE debug and support is desired.
    • Understanding the ATE logs and deriving failing scan logic.
    • Providing possible solutions to fix scan failures and generate bug free patterns.
    • Understanding the shmoos and providing keep insights on improving the yield.
  • Identifying and implementing RTL changes for DFT.
  • Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis is a plus.
  • Experience on multiple complex chips at different technologies like 14nm/10/7nm etc. is a plus.
  • Experience working on High Performance / High Speed and Low Power designs is a plus.
  • Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.
  • Good scripting skills in TCL, PERL/Python.
  • Self-driven individuals with good collaborative skills.
  • Good verbal and written communication skills.

Qualifications

  • Bachelor’s or Master’s degree in Electrical / Electronics Engineering from reputed institution.
  • 12 – 15 years post-qualification experience in DFT.

 

 

About Rambus

With 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future.

Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits.

  
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

 

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may let us know in the application.

 

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

 

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

 

 

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

Tech Dir Validation Engineering

2023-21156 San Jose. Atlanta California. Georgia United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Tech Dir Validation Engineering to join our Memory Interface Chip business unit. Candidates will be joining some of the brightest inventors and engineers in the worl...

Tech Dir Analog Engineering

2024-21187 San Jose United States 4453 North First Street Suite 100, San Jose, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Tech Dir Analog Engineering to join our Memory Interface Chips team that is being built out at our newest Design Center - Atlanta, Georgia. Candidates will be joinin...

SPE Analog Engineering

2024-21305 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Analog Engineering

2024-21306 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Signal Integrity

2024-21307 San Jose. Atlanta California. Georgia United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Sr. Principal Engineer with signal integrity and package design experience to join our Memory Interface Chips BU’s engineering team in San Jose, California. Candidat...

Dir Digital Engineering

2024-21308 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Lead and ma...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you