Associate Member of Technical Staff Emulation Engineering

  • 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional new college graduate to join our SOC team within the Memory Interface group in San Jose, CA. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.  

  

As an Associate Member of Technical Staff (AMTS) in Emulation Engineering, the candidate will be reporting to Manager Emulation Engineering and is a Full-Time position. We are looking for a talented engineer to join our dynamic and multi-disciplinary team focused on the emulation of our CXL memory products. The candidate needs to be deeply hands-on and capable of working independently and in a highly collaborative team of experienced emulation engineers. In this role you will help to contribute the development of emulation infrastructure, architecture, and methodologies as well as executing emulation build plans, compiling and making emulation builds, bring-up the SoC on the emulator, and execute the emulation testing. As an Emulation Engineer you will gain experience with processor-memory interfaces, including CXL and DDR topologies and protocols, as well as system level end to end testing of complex SoCs. The candidate will need to have strong organization, communication, teamwork, and debugging skills. 

Responsibilities

  • Developing emulation scripts, infrastructure, processes, and test architectures 
  • Executing the emulation build for the SoC  
  • Compiling / generating emulation builds 
  • Writing RTL to connect the SoC and build on the emulator 
  • Debugging initial build and SoC on the emulator 
  • Work with multiple cross-functional teams such as the Validation and FW groups 
  • Executing emulation test plan and debugging test and SoC issues 
  • Develop scripts for automating build and test execution 
  • Test and debug of emulation infrastructure IP 
  • Bring up and configuration of emulation lab HW 

 

Qualifications

  • B.S. or M.S. degree in Electrical Engineering, Computer Engineering or Computer Science. 
  • Fast learner with interest in FPGA/ASIC design, SOC architecture, silicon debug, and system level testing 
  • Must be a team player, working well with other engineers and circuit/logic/system designers 
  • Good troubleshooting and debug skills 
  • Knowledge of at least one scripting language: Python, TCL, CSH, Beanshell 
  • Knowledge of at least one HDL: Verilog, SystemVerilog, VHDL 
  • Knowledge of Red Hat Linux or similar OS environments 
  • Knowledge of Cadence based emulation systems is an asset 
  • Knowledge of processor / memory system architecture is an asset 
  • Experience with bring-up and debug of PCIe / CXL is an asset 
  • Experience with DDR4 and/or DDR5 is an asset 

 

 

 

About Rambus 

With 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future.  

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program and gym membership. 

 

The US salary range for this full-time position is $77,900 to $144,700.  Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

   
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.  

  

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may let us know in the application. 

 

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

Firmware Engineer

2023-21174 Burnaby Canada 6060 Silver Drive, Metrotown, Burnaby, Canada, V5H0H5 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Senior Principal Engineer (SPE) to join our CXL SoC Firmware Engineering team. Candidates will be joining some of the brightest inventors and engineers in the world ...

Tech Dir Validation Engineering

2023-21156 San Jose. Atlanta California. Georgia United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Tech Dir Validation Engineering to join our Memory Interface Chip business unit. Candidates will be joining some of the brightest inventors and engineers in the worl...

Tech Dir Analog Engineering

2024-21187 San Jose United States 4453 North First Street Suite 100, San Jose, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Tech Dir Analog Engineering to join our Memory Interface Chips team that is being built out at our newest Design Center - Atlanta, Georgia. Candidates will be joinin...

SPE Analog Engineering

2024-21305 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Analog Engineering

2024-21306 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Signal Integrity

2024-21307 San Jose. Atlanta California. Georgia United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Sr. Principal Engineer with signal integrity and package design experience to join our Memory Interface Chips BU’s engineering team in San Jose, California. Candidat...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you