PE Verification Engineering

  • 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134

Rambus, a premier chip and silicon IP provider, is seeking an exceptional Principal Digital Design Engineer to join our Buffer Chip Design team in Agoura Hills, California. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. 

  

As a Principal Digital Design Engineer, the candidate will be reporting to the Technical Director, Engineering in a Full-Time capacity. 

 

Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office-based roles. We encourage employees to spend an average of at least three days per week working onsite, allowing for two days of remote work.

Responsibilities

  • Design of high-speed CMOS Digital Logic 
  • Planning: lead digital designer roles, project managing, design block specification, system level simulation, documentation 
  • Implementation: RTL design in Verilog, lint, clock domain crossing (CDC) analysis, top level integration, synthesis, timing analysis, timing closure, DFT-related tasks 
  • Verification: work with verification team on planning and execution, simulation, debugging block and system level simulations, formal verification, preparation of technical reviews and product/block documentation 
  • Flow and methodology: work in a dynamic and interdisciplinary R&D group that influences and guides Rambus’ technical direction by understanding and contributing to flow and methodology development 
  • Interact with technical leaders of the company and senior staff in engineering, marketing, and corporate development to help ensure successful development of high value technologies and products 

Qualifications

  • Bachelor's or Master's Degree in Electrical or Computer Engineering 
  • 7+ years of relevant digital/ASIC/IC design experience 
  • Significant Experience with RTL coding in Verilog and/or VHDL 
  • Significant Experience with standard ASIC software tools (synthesis, simulation, equivalence checking, static timing analysis) 
  • Strong knowledge of scripting, Linux/Unix environment, and basic C/C++ programming 
  • Thorough understanding of ASIC design flow 
  • Successful past digital leadership roles 
  • Strong design and system knowledge 
  • Design for verification experience or understanding (assertion based design strategies, code coverage, functional coverage, test plans etc.) would be an asset 
  • Self-starter and fast learner with excellent interpersonal skills 
  • Track record of driving technical solutions across organizational boundaries and multiple technical disciplines. 
  • Additional knowledge of Analog blocks for behavior modelling and DDR protocols, experience with memory controller, PCIe digital controller, and/or embedded MCU subsystem designs is a plus

About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

 

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.

 

The US salary range for this full-time position is $116,700 to $216,700. Our salary ranges are determined by role, level and location.  The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

 

Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard.


Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

 

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

 

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

 

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

 

#LI-BD1

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

SPE Analog Engineering

2024-21305 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Analog Engineering

2024-21306 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Signal Integrity

2024-21307 San Jose. Atlanta California. Georgia United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Sr. Principal Engineer with signal integrity and package design experience to join our Memory Interface Chips BU’s engineering team in San Jose, California. Candidat...

Dir Digital Engineering

2024-21308 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Lead and ma...

Director Finance

2024-21281 San Jose California United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134 Finance
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Director to join our Finance team in San Jose, CA. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that mak...

AMTS Logic Design

2024-21297 Montreal Canada 450 St-Pierre Street, Suite 300, Montreal, Canada, H2Y 2M9 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional New College Grad to join our CXL team in Montreal, Canada. Candidates will be joining some of the brightest inventors and engineers in the world to develop products ...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you