SPE Verification Engineering

  • Bangalore, India

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Senior/Principal Design Verification Engineer to join our PCIe Express IP Products team in Bangaluru, India.  The successful candidate will participate in pre-silicon RTL Verification activities related to PCIe Controller SoftIP development, on leading-edge  PCI-Express and CXL controller technologies, and other related SoftIP portfolio products    This is a Full Time position, reporting in thru to the BU Verification director & management.

 

Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office-based roles. We encourage employees to spend an average of at least three days per week working onsite while also allowing for two days of remote work.

Responsibilities

Duties in this position will include:

  • Testbench and test sequence development for verification of new controller technologies and features
  • Functional coverage planning, coverage item coding, and test suite augmentation to achieve Functional Coverage
  • Regression test development, monitoring, debug/triage, and correction to test environment, sequences, debug of controller RTL design
  • Development & support of Verification environment scripting and capabilities

Qualifications

  • Bachelors Degree or above in EE/CS, minimum 10-15 years experience with HDL logic Design-Verification
  • System Verilog / UVM testbench, Verilog/System Verilog logic design/RTL fluency a must
  • Pre-existing Experience / familiarity with PCI-Express controller and protocol required
  • Working experience with Python and TCL scripting languages preferred

 

About Rambus

With 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future.

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical benefits, time-off program, and gym membership.

Apply Now

Please send me more jobs like this by email

Not You?

Thank you

People Also Viewed

Tech Dir Validation Engineering

2023-21156 San Jose. Atlanta California. Georgia United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Tech Dir Validation Engineering to join our Memory Interface Chip business unit. Candidates will be joining some of the brightest inventors and engineers in the worl...

Tech Dir Analog Engineering

2024-21187 San Jose United States 4453 North First Street Suite 100, San Jose, United States, 95134 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Tech Dir Analog Engineering to join our Memory Interface Chips team that is being built out at our newest Design Center - Atlanta, Georgia. Candidates will be joinin...

SPE Analog Engineering

2024-21305 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Analog Engineering

2024-21306 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Owner and d...

SPE Signal Integrity

2024-21307 San Jose. Atlanta California. Georgia United States 4453 North First Street, Suite 100, Alviso, San Jose, California, United States, 95134. Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Sr. Principal Engineer with signal integrity and package design experience to join our Memory Interface Chips BU’s engineering team in San Jose, California. Candidat...

Dir Digital Engineering

2024-21308 Atlanta Georgia United States Glenrose Heights, Atlanta, Georgia, United States, 30304 Engineering
The candidate will be part of Rambus Memory Interface Chips BU’s design group responsible for specifying, architecting, executing and productizing leading edge memory interface buffer chips for DDR5, DDR6 and beyond.   Responsibilities Lead and ma...

Job Alerts

Not You?

Thank you

Apply Now

Please send me more jobs like this by email

Not You?

Thank you